| Get Ready... | ||
| Links Mentioned |
 The next step is to compile your design. To do this, you need to bring up the compiler window. If you pressed Control+K in the last frame, the compiler window popped up (you need to dismiss the 0 warning, 0 errors dialog). Otherwise, you can click on the Max+Plus II menu and select compiler. The full compiler window looks like this:
This screen allows you to compile down to the device level. For now, we just want a quick compile to test the design in simulation. Therefore, go to the Processing Menu and select Functional SNF Extractor. If you don't see the processing menu, be sure you are in the compiler window. The main menu changes depending on what window is active. The compiler window now looks like:
Press Start. You should get another screen that says you have no warnings or errors. This is a very simple design for a chip that can handle around 2500 gates so the compile should be very quick. In the next frame, we'll test our design against some example data.
© 2002 by AWC. All Rights Reserved. |
